Interconnect Synthesis

Since IC performance can be dominated by the RC(L) interconnect, it is necessary to consider synthesis of gates/transistors and interconnect concurrently for a truly optimal design. This project is toward developing new capabilities for optimizing and synthesizing RC and RLC interconnect for signal nets and clock trees/meshes.

Some recent and representative publications:


