26/5
 SoC ¼³°è ÀÚµ¿È­  ¿¬±¸½Ç
IPSEC/SSL Àü¿ë ¾ÏÈ£ °¡¼Ó ÇÁ·Î¼¼¼­ ASIC Ĩ
<¾ÏÈ£ ÇÁ·Î¼¼¼­ Layout Plot>
<¾ÏÈ£ ÇÁ·Î¼¼¼­ Ĩ »çÁø>
Feature (Board)
PCI master/target interface
MPC860 32bit CPU Co-Design.
1,000,000 gate FPGA
¸ñÇ¥: IPSec, SSL, TLS, IKE µî ³×Æ®¿öÅ© º¸¾È ÇÁ·ÎÅäÄÝÀ» Áö¿øÇÏ´Â °í¼º´ÉSecurity Processor
Feature (Chip)
Library : Hynix 0.25um
Area : 200,000gate
Operation Freq. : 100MHz
- Chip Features
¨ç IPSec, SSL, TLS, IKE µî ³×Æ®¿öÅ© º¸¾È ÇÁ·ÎÅäÄÝ Áö¿ø.
¨è ºñ¹ÐŰ ¾Ë°í¸®Áò Áö¿ø (DES, Triple-DES, SEED,AES,RC4)
¨é ÇØ½¬ ¾Ë°í¸®Áò (MD5, SHA1, HAS160)
¨ê HMAC(HMAC-MD5, HMAC-SHA1, HMAC-HAS160)
¨ë °ø°³Å° ¾Ë°í¸®Áò (1024-bit RSA Encryption, 1024bit RSA, ECC)
¨ì True Random Number Generator
¨í PCI master/target interface (PCI Bus Specification, Rev 2.1.)
¨î MPC860 32bit CPU Interface(50MHz)
- µ¿ÀÛ
¾ÏÈ£ °¡¼ÓĨÀº PCI Master Mode, PCI Target Mode, MPC860 Mode¿Í °°Àº ¼¼ °¡ÁöÀÇ µ¿ÀÛ¸ðµå¿¡ µû¶ó¼­ °¢°¢ °³º°ÀûÀ¸·Î µ¿ÀÛÇÑ´Ù. PCI Master Mode·Î µ¿ÀÛÇÒ ¶§´Â ¿ì¼± È£½ºÆ® ½Ã½ºÅÛ¿¡¼­´Â ¾ÏÈ£ °¡¼ÓĨÀº µ¿ÀÛ½Ã۱â À§ÇÏ¿© Ĩ ÃʱâÈ­ ¸ðµå·Î µé¾î°£´Ù. Ĩ ÃʱâÈ­ ¸ðµå¿¡¼­ È£½ºÆ® ½Ã½ºÅÛÀº 5°³ÀÇ Descriptor (Command Descriptor, Key Descriptor, Source Descriptor, Destination Descriptor, Result Descriptor)¸¦ »ý¼ºÇؼ­ È£½ºÆ® ¸Þ¸ð¸®¿¡ »óÁÖ½Ã۰í, PCI Target ¹æ½ÄÀ¸·Î Command DescriptorÀÇ ½ÃÀÛÁÖ¼Ò¸¦ ¾ÏÈ£ ÇÁ·Î¼¼¼­¿¡ Àü´ÞÇÑ´Ù. ±×·± ÈÄ¿¡ ¾ÏÈ£ °¡¼ÓĨÀº PCI Bus Master DMA Controller¸¦ ÀÌ¿ëÇÏ¿© È£½ºÆ® ¸Þ¸ð¸®¿¡ Á¢±ÙÇÏ¿© Command DescriptorÀÇ ½ÃÀÛÁÖ¼ÒºÎÅÍ ¸µÅ©µÈ µ¥ÀÌÅ͸¦ Â÷·Ê·Î Àоî¿Â´Ù. ÀÌ·¸°Ô Àоî¿Â µ¥ÀÌÅ͸¦ ó¸®ÇÑ ÈÄ¿¡ ¾ÏÈ£ ÇÁ·Î¼¼¼­´Â PCI Bus Master DMA Controller¸¦ ÀÌ¿ëÇÏ¿© ó¸®µÈ µ¥ÀÌÅ͸¦ È£½ºÆ® ¸Þ¸ð¸®»ó¿¡ Àü¼ÛÇÑ´Ù. PCI Target Mode´Â ¾ÏÈ£ÇÁ·Î¼¼¼­°¡ PCI Target¹æ½ÄÀ¸·Î Host·ÎºÎÅÍ ¾Ïȣȭ µ¿ÀÛ¿¡ °üÇÑ ¸ðµç ¸í·É¾î¿Í µ¥ÀÌÅ͸¦ Àü´Þ ¹Þ´Â´Ù. ¾ÏÈ£ ÇÁ·Î¼¼¼­¿¡¼­ ¾Ïȣȭ µ¿ÀÛÀÌ ³¡³ª¸é Host°¡ ´Ù½Ã °á°ú µ¥ÀÌÅ͸¦ Àü¼Û ¹Þ¾Æ °£´Ù. MPC860 Mode´Â ¾ÏÈ£ÇÁ·Î¼¼¼­°¡ MPC860 ÇÁ·Î¼¼¼­¿¡ Á÷Á¢ ¿¬°áµÇ¾î Slave·Î µ¿ÀÛÇÏ´Â ¸ðµåÀÌ´Ù. ÀÌ ¹æ½ÄÀº PCI Target¹æ½Ä°ú À¯»çÇÏ°Ô MPC860À¸·ÎºÎÅÍ ¾Ïȣȭ µ¿ÀÛ¿¡ °üÇÑ ¸ðµç ¸í·É¾î¿Í µ¥ÀÌÅ͸¦ Àü´Þ ¹Þ°í. ¾ÏÈ£ ÇÁ·Î¼¼¼­¿¡¼­ ¾Ïȣȭ µ¿ÀÛÀÌ ³¡³ª¸é MPC860 ´Ù½Ã °á°ú µ¥ÀÌÅ͸¦ Àü¼Û ¹Þ¾Æ °£´Ù.